Efficient Protection of Design IP: Disguising the Interconnects

Home / Publications / Efficient Protection of Design IP: Disguising the Interconnects

Satwik Patnaik , Mohammed Ashraf  , Johann Knechtel , and Ozgur Sinanoglu
Ensuring the trustworthiness and security of electronics has become an urgent challenge in recent years. Among various concerns, the protection of design intellectual property (IP) is to be addressed, due to outsourcing trends for the manufacturing supply chain and malicious end-user. In other words, adversaries either residing in the off-shore fab or in the field may want to obtain and pirate your design IP. As classical design tools do not consider such threats, there is clearly a need for security-aware EDA techniques.